Alert button
Picture for Kuan-Wen Huang

Kuan-Wen Huang

Alert button

Pre-Defined Sparse Neural Networks with Hardware Acceleration

Add code
Bookmark button
Alert button
Dec 04, 2018
Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg

Figure 1 for Pre-Defined Sparse Neural Networks with Hardware Acceleration
Figure 2 for Pre-Defined Sparse Neural Networks with Hardware Acceleration
Figure 3 for Pre-Defined Sparse Neural Networks with Hardware Acceleration
Figure 4 for Pre-Defined Sparse Neural Networks with Hardware Acceleration
Viaarxiv icon

A Highly Parallel FPGA Implementation of Sparse Neural Network Training

Add code
Bookmark button
Alert button
Oct 11, 2018
Sourya Dey, Diandian Chen, Zongyang Li, Souvik Kundu, Kuan-Wen Huang, Keith M. Chugg, Peter A. Beerel

Figure 1 for A Highly Parallel FPGA Implementation of Sparse Neural Network Training
Figure 2 for A Highly Parallel FPGA Implementation of Sparse Neural Network Training
Figure 3 for A Highly Parallel FPGA Implementation of Sparse Neural Network Training
Figure 4 for A Highly Parallel FPGA Implementation of Sparse Neural Network Training
Viaarxiv icon

Characterizing Sparse Connectivity Patterns in Neural Networks

Add code
Bookmark button
Alert button
Feb 23, 2018
Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg

Figure 1 for Characterizing Sparse Connectivity Patterns in Neural Networks
Figure 2 for Characterizing Sparse Connectivity Patterns in Neural Networks
Figure 3 for Characterizing Sparse Connectivity Patterns in Neural Networks
Figure 4 for Characterizing Sparse Connectivity Patterns in Neural Networks
Viaarxiv icon