Get our free extension to see links to code for papers anywhere online!

Add to Chrome

Add to Firefox

Picture for Alex Pappachen James

Alex Pappachen James

Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM

Sep 27, 2018
Kazybek Adam, Kamilya Smagulova, Olga Krestinskaya, Alex Pappachen James

Figure 1 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM

Figure 2 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM

Figure 3 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM

Figure 4 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM

* IEEE Electrical Design of Advanced Packaging and Systems Symposium, 2018

Access Paper or Ask Questions

Memristive LSTM network hardware architecture for time-series predictive modeling problem

Sep 10, 2018
Kazybek Adam, Kamilya Smagulova, Alex Pappachen James

Figure 1 for Memristive LSTM network hardware architecture for time-series predictive modeling problem

Figure 2 for Memristive LSTM network hardware architecture for time-series predictive modeling problem

Figure 3 for Memristive LSTM network hardware architecture for time-series predictive modeling problem

Figure 4 for Memristive LSTM network hardware architecture for time-series predictive modeling problem

* IEEE Asia Pacific Conference on Circuits and Systems, 2018

Access Paper or Ask Questions

Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits

Aug 31, 2018
Olga Krestinskaya, Khaled Nabil Salama, Alex Pappachen James

Figure 1 for Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits

Figure 2 for Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits

Figure 3 for Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits

Figure 4 for Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits

* IEEE Transactions on Circuits and Systems 1: Regular Papers, 2018

Access Paper or Ask Questions

Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing

Aug 02, 2018
Olga Krestinskaya, Alex Pappachen James

Figure 1 for Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing

Figure 2 for Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing

Figure 3 for Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing

Figure 4 for Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing

* IEEE NANO 2018

Access Paper or Ask Questions

Approximate Probabilistic Neural Networks with Gated Threshold Logic

Aug 02, 2018
Olga Krestinskaya, Alex Pappachen James

Figure 1 for Approximate Probabilistic Neural Networks with Gated Threshold Logic

Figure 2 for Approximate Probabilistic Neural Networks with Gated Threshold Logic

Figure 3 for Approximate Probabilistic Neural Networks with Gated Threshold Logic

* IEEE NANO 2018

Access Paper or Ask Questions

Memristor-based Synaptic Sampling Machines

Aug 02, 2018
Irina Dolzhikova, Khaled Salama, Vipin Kizheppatt, Alex Pappachen James

Figure 1 for Memristor-based Synaptic Sampling Machines

Figure 2 for Memristor-based Synaptic Sampling Machines

Figure 3 for Memristor-based Synaptic Sampling Machines

Figure 4 for Memristor-based Synaptic Sampling Machines

* IEEE NANO, 2018

Access Paper or Ask Questions

Neuron inspired data encoding memristive multi-level memory cell

Mar 14, 2018
Aidana Irmanova, Alex Pappachen James

Figure 1 for Neuron inspired data encoding memristive multi-level memory cell

Figure 2 for Neuron inspired data encoding memristive multi-level memory cell

Figure 3 for Neuron inspired data encoding memristive multi-level memory cell

Figure 4 for Neuron inspired data encoding memristive multi-level memory cell

* Analog Integrated Circuits and Signal Processing, 2018

Access Paper or Ask Questions

Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory

Mar 14, 2018
Olga Krestinskaya, Alex Pappachen James

Figure 1 for Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory

Figure 2 for Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory

Figure 3 for Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory

Figure 4 for Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory

* Analog Integrated Circuits and Signal Processing, 2018

Access Paper or Ask Questions

Automated image segmentation for detecting cell spreading for metastasizing assessments of cancer development

Jan 01, 2018
Sholpan Kauanova, Ivan Vorobjev, Alex Pappachen James

Figure 1 for Automated image segmentation for detecting cell spreading for metastasizing assessments of cancer development

Figure 2 for Automated image segmentation for detecting cell spreading for metastasizing assessments of cancer development

Figure 3 for Automated image segmentation for detecting cell spreading for metastasizing assessments of cancer development

Figure 4 for Automated image segmentation for detecting cell spreading for metastasizing assessments of cancer development

* 2017 International Conference on Advances in Computing, Communications and Informatics (ICACCI), Udupi, 2017, pp. 2382-2387

Access Paper or Ask Questions