Alert button

"Time": models, code, and papers
Alert button

Smartphone Transportation Mode Recognition Using a Hierarchical Machine Learning Classifier and Pooled Features From Time and Frequency Domains

Jun 12, 2020
Huthaifa I. Ashqar, Mohammed H. Almannaa, Mohammed Elhenawy, Hesham A. Rakha, Leanna House

Figure 1 for Smartphone Transportation Mode Recognition Using a Hierarchical Machine Learning Classifier and Pooled Features From Time and Frequency Domains
Figure 2 for Smartphone Transportation Mode Recognition Using a Hierarchical Machine Learning Classifier and Pooled Features From Time and Frequency Domains
Figure 3 for Smartphone Transportation Mode Recognition Using a Hierarchical Machine Learning Classifier and Pooled Features From Time and Frequency Domains
Figure 4 for Smartphone Transportation Mode Recognition Using a Hierarchical Machine Learning Classifier and Pooled Features From Time and Frequency Domains
Viaarxiv icon

Real-time Denoising and Dereverberation with Tiny Recurrent U-Net

Feb 10, 2021
Hyeong-Seok Choi, Sungjin Park, Jie Hwan Lee, Hoon Heo, Dongsuk Jeon, Kyogu Lee

Figure 1 for Real-time Denoising and Dereverberation with Tiny Recurrent U-Net
Figure 2 for Real-time Denoising and Dereverberation with Tiny Recurrent U-Net
Figure 3 for Real-time Denoising and Dereverberation with Tiny Recurrent U-Net
Figure 4 for Real-time Denoising and Dereverberation with Tiny Recurrent U-Net
Viaarxiv icon

PP-LCNet: A Lightweight CPU Convolutional Neural Network

Add code
Bookmark button
Alert button
Sep 17, 2021
Cheng Cui, Tingquan Gao, Shengyu Wei, Yuning Du, Ruoyu Guo, Shuilong Dong, Bin Lu, Ying Zhou, Xueying Lv, Qiwen Liu, Xiaoguang Hu, Dianhai Yu, Yanjun Ma

Figure 1 for PP-LCNet: A Lightweight CPU Convolutional Neural Network
Figure 2 for PP-LCNet: A Lightweight CPU Convolutional Neural Network
Figure 3 for PP-LCNet: A Lightweight CPU Convolutional Neural Network
Figure 4 for PP-LCNet: A Lightweight CPU Convolutional Neural Network
Viaarxiv icon

Programmable FPGA-based Memory Controller

Aug 21, 2021
Sasindu Wijeratne, Sanket Pattnaik, Zhiyu Chen, Rajgopal Kannan, Viktor Prasanna

Figure 1 for Programmable FPGA-based Memory Controller
Figure 2 for Programmable FPGA-based Memory Controller
Figure 3 for Programmable FPGA-based Memory Controller
Figure 4 for Programmable FPGA-based Memory Controller
Viaarxiv icon

C-OPH: Improving the Accuracy of One Permutation Hashing (OPH) with Circulant Permutations

Nov 18, 2021
Xiaoyun Li, Ping Li

Figure 1 for C-OPH: Improving the Accuracy of One Permutation Hashing (OPH) with Circulant Permutations
Figure 2 for C-OPH: Improving the Accuracy of One Permutation Hashing (OPH) with Circulant Permutations
Figure 3 for C-OPH: Improving the Accuracy of One Permutation Hashing (OPH) with Circulant Permutations
Figure 4 for C-OPH: Improving the Accuracy of One Permutation Hashing (OPH) with Circulant Permutations
Viaarxiv icon

Spatial Constraint Generation for Motion Planning in Dynamic Environments

Oct 27, 2021
Han Hu, Peyman Yadmellat

Figure 1 for Spatial Constraint Generation for Motion Planning in Dynamic Environments
Figure 2 for Spatial Constraint Generation for Motion Planning in Dynamic Environments
Figure 3 for Spatial Constraint Generation for Motion Planning in Dynamic Environments
Figure 4 for Spatial Constraint Generation for Motion Planning in Dynamic Environments
Viaarxiv icon

Drawing Robust Scratch Tickets: Subnetworks with Inborn Robustness Are Found within Randomly Initialized Networks

Add code
Bookmark button
Alert button
Nov 06, 2021
Yonggan Fu, Qixuan Yu, Yang Zhang, Shang Wu, Xu Ouyang, David Cox, Yingyan Lin

Figure 1 for Drawing Robust Scratch Tickets: Subnetworks with Inborn Robustness Are Found within Randomly Initialized Networks
Figure 2 for Drawing Robust Scratch Tickets: Subnetworks with Inborn Robustness Are Found within Randomly Initialized Networks
Figure 3 for Drawing Robust Scratch Tickets: Subnetworks with Inborn Robustness Are Found within Randomly Initialized Networks
Figure 4 for Drawing Robust Scratch Tickets: Subnetworks with Inborn Robustness Are Found within Randomly Initialized Networks
Viaarxiv icon

One Proxy Device Is Enough for Hardware-Aware Neural Architecture Search

Add code
Bookmark button
Alert button
Nov 01, 2021
Bingqian Lu, Jianyi Yang, Weiwen Jiang, Yiyu Shi, Shaolei Ren

Figure 1 for One Proxy Device Is Enough for Hardware-Aware Neural Architecture Search
Figure 2 for One Proxy Device Is Enough for Hardware-Aware Neural Architecture Search
Figure 3 for One Proxy Device Is Enough for Hardware-Aware Neural Architecture Search
Figure 4 for One Proxy Device Is Enough for Hardware-Aware Neural Architecture Search
Viaarxiv icon

Mapping illegal waste dumping sites with neural-network classification of satellite imagery

Oct 16, 2021
Devesa, Maria Roberta, Vazquez Brust, H. Antonio

Figure 1 for Mapping illegal waste dumping sites with neural-network classification of satellite imagery
Figure 2 for Mapping illegal waste dumping sites with neural-network classification of satellite imagery
Figure 3 for Mapping illegal waste dumping sites with neural-network classification of satellite imagery
Figure 4 for Mapping illegal waste dumping sites with neural-network classification of satellite imagery
Viaarxiv icon

Byakto Speech: Real-time long speech synthesis with convolutional neural network: Transfer learning from English to Bangla

Add code
Bookmark button
Alert button
May 31, 2021
Zabir Al Nazi, Sayed Mohammed Tasmimul Huda

Figure 1 for Byakto Speech: Real-time long speech synthesis with convolutional neural network: Transfer learning from English to Bangla
Viaarxiv icon