Alert button
Picture for Wonyong Sung

Wonyong Sung

Alert button

Fixed-point optimization of deep neural networks with adaptive step size retraining

Add code
Bookmark button
Alert button
Feb 27, 2017
Sungho Shin, Yoonho Boo, Wonyong Sung

Figure 1 for Fixed-point optimization of deep neural networks with adaptive step size retraining
Figure 2 for Fixed-point optimization of deep neural networks with adaptive step size retraining
Figure 3 for Fixed-point optimization of deep neural networks with adaptive step size retraining
Figure 4 for Fixed-point optimization of deep neural networks with adaptive step size retraining
Viaarxiv icon

Character-Level Language Modeling with Hierarchical Recurrent Neural Networks

Add code
Bookmark button
Alert button
Feb 02, 2017
Kyuyeon Hwang, Wonyong Sung

Figure 1 for Character-Level Language Modeling with Hierarchical Recurrent Neural Networks
Figure 2 for Character-Level Language Modeling with Hierarchical Recurrent Neural Networks
Figure 3 for Character-Level Language Modeling with Hierarchical Recurrent Neural Networks
Figure 4 for Character-Level Language Modeling with Hierarchical Recurrent Neural Networks
Viaarxiv icon

Online Sequence Training of Recurrent Neural Networks with Connectionist Temporal Classification

Add code
Bookmark button
Alert button
Feb 02, 2017
Kyuyeon Hwang, Wonyong Sung

Figure 1 for Online Sequence Training of Recurrent Neural Networks with Connectionist Temporal Classification
Figure 2 for Online Sequence Training of Recurrent Neural Networks with Connectionist Temporal Classification
Figure 3 for Online Sequence Training of Recurrent Neural Networks with Connectionist Temporal Classification
Figure 4 for Online Sequence Training of Recurrent Neural Networks with Connectionist Temporal Classification
Viaarxiv icon

Quantized neural network design under weight capacity constraint

Add code
Bookmark button
Alert button
Nov 19, 2016
Sungho Shin, Kyuyeon Hwang, Wonyong Sung

Figure 1 for Quantized neural network design under weight capacity constraint
Figure 2 for Quantized neural network design under weight capacity constraint
Figure 3 for Quantized neural network design under weight capacity constraint
Viaarxiv icon

Compact Deep Convolutional Neural Networks With Coarse Pruning

Add code
Bookmark button
Alert button
Oct 30, 2016
Sajid Anwar, Wonyong Sung

Figure 1 for Compact Deep Convolutional Neural Networks With Coarse Pruning
Figure 2 for Compact Deep Convolutional Neural Networks With Coarse Pruning
Figure 3 for Compact Deep Convolutional Neural Networks With Coarse Pruning
Figure 4 for Compact Deep Convolutional Neural Networks With Coarse Pruning
Viaarxiv icon

FPGA-Based Low-Power Speech Recognition with Recurrent Neural Networks

Add code
Bookmark button
Alert button
Sep 30, 2016
Minjae Lee, Kyuyeon Hwang, Jinhwan Park, Sungwook Choi, Sungho Shin, Wonyong Sung

Figure 1 for FPGA-Based Low-Power Speech Recognition with Recurrent Neural Networks
Figure 2 for FPGA-Based Low-Power Speech Recognition with Recurrent Neural Networks
Figure 3 for FPGA-Based Low-Power Speech Recognition with Recurrent Neural Networks
Figure 4 for FPGA-Based Low-Power Speech Recognition with Recurrent Neural Networks
Viaarxiv icon

Fixed-Point Performance Analysis of Recurrent Neural Networks

Add code
Bookmark button
Alert button
Sep 27, 2016
Sungho Shin, Kyuyeon Hwang, Wonyong Sung

Figure 1 for Fixed-Point Performance Analysis of Recurrent Neural Networks
Figure 2 for Fixed-Point Performance Analysis of Recurrent Neural Networks
Figure 3 for Fixed-Point Performance Analysis of Recurrent Neural Networks
Figure 4 for Fixed-Point Performance Analysis of Recurrent Neural Networks
Viaarxiv icon

FPGA Based Implementation of Deep Neural Networks Using On-chip Memory Only

Add code
Bookmark button
Alert button
Aug 29, 2016
Jinhwan Park, Wonyong Sung

Figure 1 for FPGA Based Implementation of Deep Neural Networks Using On-chip Memory Only
Figure 2 for FPGA Based Implementation of Deep Neural Networks Using On-chip Memory Only
Figure 3 for FPGA Based Implementation of Deep Neural Networks Using On-chip Memory Only
Figure 4 for FPGA Based Implementation of Deep Neural Networks Using On-chip Memory Only
Viaarxiv icon

Dynamic Hand Gesture Recognition for Wearable Devices with Low Complexity Recurrent Neural Networks

Add code
Bookmark button
Alert button
Aug 14, 2016
Sungho Shin, Wonyong Sung

Figure 1 for Dynamic Hand Gesture Recognition for Wearable Devices with Low Complexity Recurrent Neural Networks
Figure 2 for Dynamic Hand Gesture Recognition for Wearable Devices with Low Complexity Recurrent Neural Networks
Figure 3 for Dynamic Hand Gesture Recognition for Wearable Devices with Low Complexity Recurrent Neural Networks
Figure 4 for Dynamic Hand Gesture Recognition for Wearable Devices with Low Complexity Recurrent Neural Networks
Viaarxiv icon

Character-Level Incremental Speech Recognition with Recurrent Neural Networks

Add code
Bookmark button
Alert button
Jan 28, 2016
Kyuyeon Hwang, Wonyong Sung

Figure 1 for Character-Level Incremental Speech Recognition with Recurrent Neural Networks
Figure 2 for Character-Level Incremental Speech Recognition with Recurrent Neural Networks
Figure 3 for Character-Level Incremental Speech Recognition with Recurrent Neural Networks
Figure 4 for Character-Level Incremental Speech Recognition with Recurrent Neural Networks
Viaarxiv icon