Alert button
Picture for Vladimir Loncar

Vladimir Loncar

Alert button

Accelerating Recurrent Neural Networks for Gravitational Wave Experiments

Jun 26, 2021
Zhiqiang Que, Erwei Wang, Umar Marikar, Eric Moreno, Jennifer Ngadiuba, Hamza Javed, Bartłomiej Borzyszkowski, Thea Aarrestad, Vladimir Loncar, Sioni Summers, Maurizio Pierini, Peter Y Cheung, Wayne Luk

Figure 1 for Accelerating Recurrent Neural Networks for Gravitational Wave Experiments
Figure 2 for Accelerating Recurrent Neural Networks for Gravitational Wave Experiments
Figure 3 for Accelerating Recurrent Neural Networks for Gravitational Wave Experiments
Figure 4 for Accelerating Recurrent Neural Networks for Gravitational Wave Experiments
Viaarxiv icon

A reconfigurable neural network ASIC for detector front-end data compression at the HL-LHC

May 04, 2021
Giuseppe Di Guglielmo, Farah Fahim, Christian Herwig, Manuel Blanco Valentin, Javier Duarte, Cristian Gingu, Philip Harris, James Hirschauer, Martin Kwok, Vladimir Loncar, Yingyi Luo, Llovizna Miranda, Jennifer Ngadiuba, Daniel Noonan, Seda Ogrenci-Memik, Maurizio Pierini, Sioni Summers, Nhan Tran

Figure 1 for A reconfigurable neural network ASIC for detector front-end data compression at the HL-LHC
Figure 2 for A reconfigurable neural network ASIC for detector front-end data compression at the HL-LHC
Figure 3 for A reconfigurable neural network ASIC for detector front-end data compression at the HL-LHC
Figure 4 for A reconfigurable neural network ASIC for detector front-end data compression at the HL-LHC
Viaarxiv icon

hls4ml: An Open-Source Codesign Workflow to Empower Scientific Low-Power Machine Learning Devices

Mar 23, 2021
Farah Fahim, Benjamin Hawks, Christian Herwig, James Hirschauer, Sergo Jindariani, Nhan Tran, Luca P. Carloni, Giuseppe Di Guglielmo, Philip Harris, Jeffrey Krupa, Dylan Rankin, Manuel Blanco Valentin, Josiah Hester, Yingyi Luo, John Mamish, Seda Orgrenci-Memik, Thea Aarrestad, Hamza Javed, Vladimir Loncar, Maurizio Pierini, Adrian Alan Pol, Sioni Summers, Javier Duarte, Scott Hauck, Shih-Chieh Hsu, Jennifer Ngadiuba, Mia Liu, Duc Hoang, Edward Kreinar, Zhenbin Wu

Figure 1 for hls4ml: An Open-Source Codesign Workflow to Empower Scientific Low-Power Machine Learning Devices
Figure 2 for hls4ml: An Open-Source Codesign Workflow to Empower Scientific Low-Power Machine Learning Devices
Figure 3 for hls4ml: An Open-Source Codesign Workflow to Empower Scientific Low-Power Machine Learning Devices
Figure 4 for hls4ml: An Open-Source Codesign Workflow to Empower Scientific Low-Power Machine Learning Devices
Viaarxiv icon

Fast convolutional neural networks on FPGAs with hls4ml

Jan 13, 2021
Thea Aarrestad, Vladimir Loncar, Maurizio Pierini, Sioni Summers, Jennifer Ngadiuba, Christoffer Petersson, Hampus Linander, Yutaro Iiyama, Giuseppe Di Guglielmo, Javier Duarte, Philip Harris, Dylan Rankin, Sergo Jindariani, Kevin Pedro, Nhan Tran, Mia Liu, Edward Kreinar, Zhenbin Wu, Duc Hoang

Figure 1 for Fast convolutional neural networks on FPGAs with hls4ml
Figure 2 for Fast convolutional neural networks on FPGAs with hls4ml
Figure 3 for Fast convolutional neural networks on FPGAs with hls4ml
Figure 4 for Fast convolutional neural networks on FPGAs with hls4ml
Viaarxiv icon

Accelerated Charged Particle Tracking with Graph Neural Networks on FPGAs

Nov 30, 2020
Aneesh Heintz, Vesal Razavimaleki, Javier Duarte, Gage DeZoort, Isobel Ojalvo, Savannah Thais, Markus Atkinson, Mark Neubauer, Lindsey Gray, Sergo Jindariani, Nhan Tran, Philip Harris, Dylan Rankin, Thea Aarrestad, Vladimir Loncar, Maurizio Pierini, Sioni Summers, Jennifer Ngadiuba, Mia Liu, Edward Kreinar, Zhenbin Wu

Figure 1 for Accelerated Charged Particle Tracking with Graph Neural Networks on FPGAs
Figure 2 for Accelerated Charged Particle Tracking with Graph Neural Networks on FPGAs
Figure 3 for Accelerated Charged Particle Tracking with Graph Neural Networks on FPGAs
Figure 4 for Accelerated Charged Particle Tracking with Graph Neural Networks on FPGAs
Viaarxiv icon

Distance-Weighted Graph Neural Networks on FPGAs for Real-Time Particle Reconstruction in High Energy Physics

Aug 08, 2020
Yutaro Iiyama, Gianluca Cerminara, Abhijay Gupta, Jan Kieseler, Vladimir Loncar, Maurizio Pierini, Shah Rukh Qasim, Marcel Rieger, Sioni Summers, Gerrit Van Onsem, Kinga Wozniak, Jennifer Ngadiuba, Giuseppe Di Guglielmo, Javier Duarte, Philip Harris, Dylan Rankin, Sergo Jindariani, Mia Liu, Kevin Pedro, Nhan Tran, Edward Kreinar, Zhenbin Wu

Figure 1 for Distance-Weighted Graph Neural Networks on FPGAs for Real-Time Particle Reconstruction in High Energy Physics
Figure 2 for Distance-Weighted Graph Neural Networks on FPGAs for Real-Time Particle Reconstruction in High Energy Physics
Figure 3 for Distance-Weighted Graph Neural Networks on FPGAs for Real-Time Particle Reconstruction in High Energy Physics
Figure 4 for Distance-Weighted Graph Neural Networks on FPGAs for Real-Time Particle Reconstruction in High Energy Physics
Viaarxiv icon

Ultra Low-latency, Low-area Inference Accelerators using Heterogeneous Deep Quantization with QKeras and hls4ml

Jun 15, 2020
Claudionor N. Coelho Jr., Aki Kuusela, Hao Zhuang, Thea Aarrestad, Vladimir Loncar, Jennifer Ngadiuba, Maurizio Pierini, Sioni Summers

Figure 1 for Ultra Low-latency, Low-area Inference Accelerators using Heterogeneous Deep Quantization with QKeras and hls4ml
Figure 2 for Ultra Low-latency, Low-area Inference Accelerators using Heterogeneous Deep Quantization with QKeras and hls4ml
Figure 3 for Ultra Low-latency, Low-area Inference Accelerators using Heterogeneous Deep Quantization with QKeras and hls4ml
Figure 4 for Ultra Low-latency, Low-area Inference Accelerators using Heterogeneous Deep Quantization with QKeras and hls4ml
Viaarxiv icon

Compressing deep neural networks on FPGAs to binary and ternary precision with HLS4ML

Mar 11, 2020
Giuseppe Di Guglielmo, Javier Duarte, Philip Harris, Duc Hoang, Sergo Jindariani, Edward Kreinar, Mia Liu, Vladimir Loncar, Jennifer Ngadiuba, Kevin Pedro, Maurizio Pierini, Dylan Rankin, Sheila Sagear, Sioni Summers, Nhan Tran, Zhenbin Wu

Figure 1 for Compressing deep neural networks on FPGAs to binary and ternary precision with HLS4ML
Figure 2 for Compressing deep neural networks on FPGAs to binary and ternary precision with HLS4ML
Figure 3 for Compressing deep neural networks on FPGAs to binary and ternary precision with HLS4ML
Figure 4 for Compressing deep neural networks on FPGAs to binary and ternary precision with HLS4ML
Viaarxiv icon