Alert button
Picture for Tayfun Gokmen

Tayfun Gokmen

Alert button

Fast offset corrected in-memory training

Mar 08, 2023
Malte J. Rasch, Fabio Carta, Omebayode Fagbohungbe, Tayfun Gokmen

Figure 1 for Fast offset corrected in-memory training
Figure 2 for Fast offset corrected in-memory training
Figure 3 for Fast offset corrected in-memory training
Figure 4 for Fast offset corrected in-memory training
Viaarxiv icon

Neural Network Training with Asymmetric Crosspoint Elements

Jan 31, 2022
Murat Onen, Tayfun Gokmen, Teodor K. Todorov, Tomasz Nowicki, Jesus A. del Alamo, John Rozen, Wilfried Haensch, Seyoung Kim

Figure 1 for Neural Network Training with Asymmetric Crosspoint Elements
Viaarxiv icon

A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays

Apr 05, 2021
Malte J. Rasch, Diego Moreda, Tayfun Gokmen, Manuel Le Gallo, Fabio Carta, Cindy Goldberg, Kaoutar El Maghraoui, Abu Sebastian, Vijay Narayanan

Figure 1 for A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays
Figure 2 for A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays
Figure 3 for A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays
Figure 4 for A flexible and fast PyTorch toolkit for simulating training and inference on analog crossbar arrays
Viaarxiv icon

Algorithm for Training Neural Networks on Resistive Device Arrays

Sep 17, 2019
Tayfun Gokmen, Wilfried Haensch

Figure 1 for Algorithm for Training Neural Networks on Resistive Device Arrays
Figure 2 for Algorithm for Training Neural Networks on Resistive Device Arrays
Figure 3 for Algorithm for Training Neural Networks on Resistive Device Arrays
Figure 4 for Algorithm for Training Neural Networks on Resistive Device Arrays
Viaarxiv icon

Zero-shifting Technique for Deep Neural Network Training on Resistive Cross-point Arrays

Aug 02, 2019
Hyungjun Kim, Malte Rasch, Tayfun Gokmen, Takashi Ando, Hiroyuki Miyazoe, Jae-Joon Kim, John Rozen, Seyoung Kim

Figure 1 for Zero-shifting Technique for Deep Neural Network Training on Resistive Cross-point Arrays
Figure 2 for Zero-shifting Technique for Deep Neural Network Training on Resistive Cross-point Arrays
Figure 3 for Zero-shifting Technique for Deep Neural Network Training on Resistive Cross-point Arrays
Figure 4 for Zero-shifting Technique for Deep Neural Network Training on Resistive Cross-point Arrays
Viaarxiv icon

Training large-scale ANNs on simulated resistive crossbar arrays

Jun 06, 2019
Malte J. Rasch, Tayfun Gokmen, Wilfried Haensch

Figure 1 for Training large-scale ANNs on simulated resistive crossbar arrays
Figure 2 for Training large-scale ANNs on simulated resistive crossbar arrays
Figure 3 for Training large-scale ANNs on simulated resistive crossbar arrays
Figure 4 for Training large-scale ANNs on simulated resistive crossbar arrays
Viaarxiv icon

Efficient ConvNets for Analog Arrays

Jul 03, 2018
Malte J. Rasch, Tayfun Gokmen, Mattia Rigotti, Wilfried Haensch

Figure 1 for Efficient ConvNets for Analog Arrays
Figure 2 for Efficient ConvNets for Analog Arrays
Figure 3 for Efficient ConvNets for Analog Arrays
Figure 4 for Efficient ConvNets for Analog Arrays
Viaarxiv icon

Training LSTM Networks with Resistive Cross-Point Devices

Jun 01, 2018
Tayfun Gokmen, Malte Rasch, Wilfried Haensch

Figure 1 for Training LSTM Networks with Resistive Cross-Point Devices
Figure 2 for Training LSTM Networks with Resistive Cross-Point Devices
Figure 3 for Training LSTM Networks with Resistive Cross-Point Devices
Figure 4 for Training LSTM Networks with Resistive Cross-Point Devices
Viaarxiv icon

Analog CMOS-based Resistive Processing Unit for Deep Neural Network Training

Jun 20, 2017
Seyoung Kim, Tayfun Gokmen, Hyung-Min Lee, Wilfried E. Haensch

Figure 1 for Analog CMOS-based Resistive Processing Unit for Deep Neural Network Training
Figure 2 for Analog CMOS-based Resistive Processing Unit for Deep Neural Network Training
Figure 3 for Analog CMOS-based Resistive Processing Unit for Deep Neural Network Training
Figure 4 for Analog CMOS-based Resistive Processing Unit for Deep Neural Network Training
Viaarxiv icon