Alert button
Picture for Ramakrishna Upadrasta

Ramakrishna Upadrasta

Alert button

VEXIR2Vec: An Architecture-Neutral Embedding Framework for Binary Similarity

Dec 01, 2023
S. VenkataKeerthy, Yashas Andaluri, Sayan Dey, Soumya Banerjee, Ramakrishna Upadrasta

Viaarxiv icon

The Next 700 ML-Enabled Compiler Optimizations

Nov 17, 2023
S. VenkataKeerthy, Siddharth Jain, Umesh Kalvakuntla, Pranav Sai Gorantla, Rajiv Shailesh Chitale, Eugene Brevdo, Albert Cohen, Mircea Trofin, Ramakrishna Upadrasta

Figure 1 for The Next 700 ML-Enabled Compiler Optimizations
Figure 2 for The Next 700 ML-Enabled Compiler Optimizations
Figure 3 for The Next 700 ML-Enabled Compiler Optimizations
Figure 4 for The Next 700 ML-Enabled Compiler Optimizations
Viaarxiv icon

POSET-RL: Phase ordering for Optimizing Size and Execution Time using Reinforcement Learning

Jul 27, 2022
Shalini Jain, Yashas Andaluri, S. VenkataKeerthy, Ramakrishna Upadrasta

Figure 1 for POSET-RL: Phase ordering for Optimizing Size and Execution Time using Reinforcement Learning
Figure 2 for POSET-RL: Phase ordering for Optimizing Size and Execution Time using Reinforcement Learning
Figure 3 for POSET-RL: Phase ordering for Optimizing Size and Execution Time using Reinforcement Learning
Figure 4 for POSET-RL: Phase ordering for Optimizing Size and Execution Time using Reinforcement Learning
Viaarxiv icon

RL4ReAl: Reinforcement Learning for Register Allocation

Apr 05, 2022
S. VenkataKeerthy, Siddharth Jain, Rohit Aggarwal, Albert Cohen, Ramakrishna Upadrasta

Figure 1 for RL4ReAl: Reinforcement Learning for Register Allocation
Figure 2 for RL4ReAl: Reinforcement Learning for Register Allocation
Figure 3 for RL4ReAl: Reinforcement Learning for Register Allocation
Figure 4 for RL4ReAl: Reinforcement Learning for Register Allocation
Viaarxiv icon

PolyDL: Polyhedral Optimizations for Creation of High Performance DL primitives

Jun 02, 2020
Sanket Tavarageri, Alexander Heinecke, Sasikanth Avancha, Gagandeep Goyal, Ramakrishna Upadrasta, Bharat Kaul

Figure 1 for PolyDL: Polyhedral Optimizations for Creation of High Performance DL primitives
Figure 2 for PolyDL: Polyhedral Optimizations for Creation of High Performance DL primitives
Figure 3 for PolyDL: Polyhedral Optimizations for Creation of High Performance DL primitives
Figure 4 for PolyDL: Polyhedral Optimizations for Creation of High Performance DL primitives
Viaarxiv icon

PolyScientist: Automatic Loop Transformations Combined with Microkernels for Optimization of Deep Learning Primitives

Feb 06, 2020
Sanket Tavarageri, Alexander Heinecke, Sasikanth Avancha, Gagandeep Goyal, Ramakrishna Upadrasta, Bharat Kaul

Figure 1 for PolyScientist: Automatic Loop Transformations Combined with Microkernels for Optimization of Deep Learning Primitives
Figure 2 for PolyScientist: Automatic Loop Transformations Combined with Microkernels for Optimization of Deep Learning Primitives
Figure 3 for PolyScientist: Automatic Loop Transformations Combined with Microkernels for Optimization of Deep Learning Primitives
Figure 4 for PolyScientist: Automatic Loop Transformations Combined with Microkernels for Optimization of Deep Learning Primitives
Viaarxiv icon

IR2Vec: A Flow Analysis based Scalable Infrastructure for Program Encodings

Sep 13, 2019
Venkata Keerthy S, Rohit Aggarwal, Shalini Jain, Maunendra Sankar Desarkar, Ramakrishna Upadrasta, Y. N. Srikant

Figure 1 for IR2Vec: A Flow Analysis based Scalable Infrastructure for Program Encodings
Figure 2 for IR2Vec: A Flow Analysis based Scalable Infrastructure for Program Encodings
Figure 3 for IR2Vec: A Flow Analysis based Scalable Infrastructure for Program Encodings
Figure 4 for IR2Vec: A Flow Analysis based Scalable Infrastructure for Program Encodings
Viaarxiv icon