Alert button
Picture for John Wawrzynek

John Wawrzynek

Alert button

CoSA: Scheduling by Constrained Optimization for Spatial Accelerators

May 05, 2021
Qijing Huang, Minwoo Kang, Grace Dinh, Thomas Norell, Aravind Kalaiah, James Demmel, John Wawrzynek, Yakun Sophia Shao

Figure 1 for CoSA: Scheduling by Constrained Optimization for Spatial Accelerators
Figure 2 for CoSA: Scheduling by Constrained Optimization for Spatial Accelerators
Figure 3 for CoSA: Scheduling by Constrained Optimization for Spatial Accelerators
Figure 4 for CoSA: Scheduling by Constrained Optimization for Spatial Accelerators
Viaarxiv icon

HAO: Hardware-aware neural Architecture Optimization for Efficient Inference

Apr 26, 2021
Zhen Dong, Yizhao Gao, Qijing Huang, John Wawrzynek, Hayden K. H. So, Kurt Keutzer

Figure 1 for HAO: Hardware-aware neural Architecture Optimization for Efficient Inference
Figure 2 for HAO: Hardware-aware neural Architecture Optimization for Efficient Inference
Figure 3 for HAO: Hardware-aware neural Architecture Optimization for Efficient Inference
Figure 4 for HAO: Hardware-aware neural Architecture Optimization for Efficient Inference
Viaarxiv icon

CoDeNet: Algorithm-hardware Co-design for Deformable Convolution

Jun 12, 2020
Zhen Dong, Dequan Wang, Qijing Huang, Yizhao Gao, Yaohui Cai, Bichen Wu, Kurt Keutzer, John Wawrzynek

Figure 1 for CoDeNet: Algorithm-hardware Co-design for Deformable Convolution
Figure 2 for CoDeNet: Algorithm-hardware Co-design for Deformable Convolution
Figure 3 for CoDeNet: Algorithm-hardware Co-design for Deformable Convolution
Figure 4 for CoDeNet: Algorithm-hardware Co-design for Deformable Convolution
Viaarxiv icon

ProTuner: Tuning Programs with Monte Carlo Tree Search

May 27, 2020
Ameer Haj-Ali, Hasan Genc, Qijing Huang, William Moses, John Wawrzynek, Krste Asanović, Ion Stoica

Figure 1 for ProTuner: Tuning Programs with Monte Carlo Tree Search
Figure 2 for ProTuner: Tuning Programs with Monte Carlo Tree Search
Figure 3 for ProTuner: Tuning Programs with Monte Carlo Tree Search
Figure 4 for ProTuner: Tuning Programs with Monte Carlo Tree Search
Viaarxiv icon

AutoPhase: Juggling HLS Phase Orderings in Random Forests with Deep Reinforcement Learning

Mar 04, 2020
Qijing Huang, Ameer Haj-Ali, William Moses, John Xiang, Ion Stoica, Krste Asanovic, John Wawrzynek

Figure 1 for AutoPhase: Juggling HLS Phase Orderings in Random Forests with Deep Reinforcement Learning
Figure 2 for AutoPhase: Juggling HLS Phase Orderings in Random Forests with Deep Reinforcement Learning
Figure 3 for AutoPhase: Juggling HLS Phase Orderings in Random Forests with Deep Reinforcement Learning
Figure 4 for AutoPhase: Juggling HLS Phase Orderings in Random Forests with Deep Reinforcement Learning
Viaarxiv icon

Algorithm-hardware Co-design for Deformable Convolution

Feb 19, 2020
Qijing Huang, Dequan Wang, Yizhao Gao, Yaohui Cai, Zhen Dong, Bichen Wu, Kurt Keutzer, John Wawrzynek

Figure 1 for Algorithm-hardware Co-design for Deformable Convolution
Figure 2 for Algorithm-hardware Co-design for Deformable Convolution
Viaarxiv icon

AutoPhase: Compiler Phase-Ordering for High Level Synthesis with Deep Reinforcement Learning

Jan 15, 2019
Ameer Haj-Ali, Qijing Huang, William Moses, John Xiang, Ion Stoica, Krste Asanovic, John Wawrzynek

Figure 1 for AutoPhase: Compiler Phase-Ordering for High Level Synthesis with Deep Reinforcement Learning
Viaarxiv icon

Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs

Nov 21, 2018
Yifan Yang, Qijing Huang, Bichen Wu, Tianjun Zhang, Liang Ma, Giulio Gambardella, Michaela Blott, Luciano Lavagno, Kees Vissers, John Wawrzynek, Kurt Keutzer

Figure 1 for Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
Figure 2 for Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
Figure 3 for Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
Figure 4 for Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
Viaarxiv icon