Alert button
Picture for Jiacheng Yang

Jiacheng Yang

Alert button

Accelerating Graph Neural Networks on Real Processing-In-Memory Systems

Feb 26, 2024
Christina Giannoula, Peiming Yang, Ivan Fernandez Vega, Jiacheng Yang, Yu Xin Li, Juan Gomez Luna, Mohammad Sadrosadati, Onur Mutlu, Gennady Pekhimenko

Viaarxiv icon

LOGEN: Few-shot Logical Knowledge-Conditioned Text Generation with Self-training

Dec 02, 2021
Ningyu Zhang, Hongbin Ye, Jiacheng Yang, Shumin Deng, Chuanqi Tan, Mosha Chen, Songfang Huang, Fei Huang, Huajun Chen

Figure 1 for LOGEN: Few-shot Logical Knowledge-Conditioned Text Generation with Self-training
Figure 2 for LOGEN: Few-shot Logical Knowledge-Conditioned Text Generation with Self-training
Figure 3 for LOGEN: Few-shot Logical Knowledge-Conditioned Text Generation with Self-training
Figure 4 for LOGEN: Few-shot Logical Knowledge-Conditioned Text Generation with Self-training
Viaarxiv icon

GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning

Apr 30, 2020
Hanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen, Nan Sun, Hae-Seung Lee, Song Han

Figure 1 for GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Figure 2 for GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Figure 3 for GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Figure 4 for GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Viaarxiv icon

Towards Making the Most of BERT in Neural Machine Translation

Aug 30, 2019
Jiacheng Yang, Mingxuan Wang, Hao Zhou, Chengqi Zhao, Yong Yu, Weinan Zhang, Lei Li

Figure 1 for Towards Making the Most of BERT in Neural Machine Translation
Figure 2 for Towards Making the Most of BERT in Neural Machine Translation
Figure 3 for Towards Making the Most of BERT in Neural Machine Translation
Figure 4 for Towards Making the Most of BERT in Neural Machine Translation
Viaarxiv icon

Learning to Design Circuits

Jan 17, 2019
Hanrui Wang, Jiacheng Yang, Hae-Seung Lee, Song Han

Figure 1 for Learning to Design Circuits
Figure 2 for Learning to Design Circuits
Figure 3 for Learning to Design Circuits
Figure 4 for Learning to Design Circuits
Viaarxiv icon

Path-Level Network Transformation for Efficient Architecture Search

Jun 07, 2018
Han Cai, Jiacheng Yang, Weinan Zhang, Song Han, Yong Yu

Figure 1 for Path-Level Network Transformation for Efficient Architecture Search
Figure 2 for Path-Level Network Transformation for Efficient Architecture Search
Figure 3 for Path-Level Network Transformation for Efficient Architecture Search
Figure 4 for Path-Level Network Transformation for Efficient Architecture Search
Viaarxiv icon

MAgent: A Many-Agent Reinforcement Learning Platform for Artificial Collective Intelligence

Dec 02, 2017
Lianmin Zheng, Jiacheng Yang, Han Cai, Weinan Zhang, Jun Wang, Yong Yu

Figure 1 for MAgent: A Many-Agent Reinforcement Learning Platform for Artificial Collective Intelligence
Viaarxiv icon