Alert button
Picture for Hamid Sarbazi-Azad

Hamid Sarbazi-Azad

Alert button

An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration

May 04, 2020
Behzad Salami, Erhan Baturay Onural, Ismail Emir Yuksel, Fahrettin Koc, Oguz Ergin, Adrian Cristal Kestelman, Osman S. Unsal, Hamid Sarbazi-Azad, Onur Mutlu

Figure 1 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 2 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 3 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 4 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Viaarxiv icon

ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learning

Jan 09, 2019
Hajar Falahati, Pejman Lotfi-Kamran, Mohammad Sadrosadati, Hamid Sarbazi-Azad

Figure 1 for ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learning
Figure 2 for ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learning
Figure 3 for ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learning
Figure 4 for ORIGAMI: A Heterogeneous Split Architecture for In-Memory Acceleration of Learning
Viaarxiv icon

A Heuristic Routing Mechanism Using a New Addressing Scheme

Oct 10, 2007
Mohsen Ravanbakhsh, Yasin Abbasi-Yadkori, Maghsoud Abbaspour, Hamid Sarbazi-Azad

Figure 1 for A Heuristic Routing Mechanism Using a New Addressing Scheme
Figure 2 for A Heuristic Routing Mechanism Using a New Addressing Scheme
Viaarxiv icon