Alert button
Picture for Elias Fallon

Elias Fallon

Alert button

Hierarchical Automatic Power Plane Generation with Genetic Optimization and Multilayer Perceptron

Nov 02, 2022
Haiguang Liao, Vinay Patil, Xuliang Dong, Devika Shanbhag, Elias Fallon, Taylor Hogan, Mirko Spasojevic, Levent Burak Kara

Figure 1 for Hierarchical Automatic Power Plane Generation with Genetic Optimization and Multilayer Perceptron
Figure 2 for Hierarchical Automatic Power Plane Generation with Genetic Optimization and Multilayer Perceptron
Figure 3 for Hierarchical Automatic Power Plane Generation with Genetic Optimization and Multilayer Perceptron
Figure 4 for Hierarchical Automatic Power Plane Generation with Genetic Optimization and Multilayer Perceptron
Viaarxiv icon

Improving Adversarial Robustness in Weight-quantized Neural Networks

Jan 23, 2021
Chang Song, Elias Fallon, Hai Li

Figure 1 for Improving Adversarial Robustness in Weight-quantized Neural Networks
Figure 2 for Improving Adversarial Robustness in Weight-quantized Neural Networks
Figure 3 for Improving Adversarial Robustness in Weight-quantized Neural Networks
Figure 4 for Improving Adversarial Robustness in Weight-quantized Neural Networks
Viaarxiv icon

Automatic Routability Predictor Development Using Neural Architecture Search

Dec 03, 2020
Jingyu Pan, Chen-Chia Chang, Tunhou Zhang, Zhiyao Xie, Jiang Hu, Weiyi Qi, Chung-Wei Lin, Rongjian Liang, Joydeep Mitra, Elias Fallon, Yiran Chen

Figure 1 for Automatic Routability Predictor Development Using Neural Architecture Search
Figure 2 for Automatic Routability Predictor Development Using Neural Architecture Search
Figure 3 for Automatic Routability Predictor Development Using Neural Architecture Search
Figure 4 for Automatic Routability Predictor Development Using Neural Architecture Search
Viaarxiv icon

Placement in Integrated Circuits using Cyclic Reinforcement Learning and Simulated Annealing

Nov 15, 2020
Dhruv Vashisht, Harshit Rampal, Haiguang Liao, Yang Lu, Devika Shanbhag, Elias Fallon, Levent Burak Kara

Figure 1 for Placement in Integrated Circuits using Cyclic Reinforcement Learning and Simulated Annealing
Figure 2 for Placement in Integrated Circuits using Cyclic Reinforcement Learning and Simulated Annealing
Figure 3 for Placement in Integrated Circuits using Cyclic Reinforcement Learning and Simulated Annealing
Figure 4 for Placement in Integrated Circuits using Cyclic Reinforcement Learning and Simulated Annealing
Viaarxiv icon

Track-Assignment Detailed Routing Using Attention-based Policy Model With Supervision

Oct 26, 2020
Haiguang Liao, Qingyi Dong, Weiyi Qi, Elias Fallon, Levent Burak Kara

Figure 1 for Track-Assignment Detailed Routing Using Attention-based Policy Model With Supervision
Figure 2 for Track-Assignment Detailed Routing Using Attention-based Policy Model With Supervision
Figure 3 for Track-Assignment Detailed Routing Using Attention-based Policy Model With Supervision
Figure 4 for Track-Assignment Detailed Routing Using Attention-based Policy Model With Supervision
Viaarxiv icon

Attention Routing: track-assignment detailed routing using attention-based reinforcement learning

Apr 20, 2020
Haiguang Liao, Qingyi Dong, Xuliang Dong, Wentai Zhang, Wangyang Zhang, Weiyi Qi, Elias Fallon, Levent Burak Kara

Figure 1 for Attention Routing: track-assignment detailed routing using attention-based reinforcement learning
Figure 2 for Attention Routing: track-assignment detailed routing using attention-based reinforcement learning
Figure 3 for Attention Routing: track-assignment detailed routing using attention-based reinforcement learning
Figure 4 for Attention Routing: track-assignment detailed routing using attention-based reinforcement learning
Viaarxiv icon