Alert button
Picture for Changqing Xu

Changqing Xu

Alert button

SLSSNN: High energy efficiency spike-train level spiking neural networks with spatio-temporal conversion

Jul 14, 2023
Changqing Xu, Yi Liu, Yintang Yang

Figure 1 for SLSSNN: High energy efficiency spike-train level spiking neural networks with spatio-temporal conversion
Figure 2 for SLSSNN: High energy efficiency spike-train level spiking neural networks with spatio-temporal conversion
Figure 3 for SLSSNN: High energy efficiency spike-train level spiking neural networks with spatio-temporal conversion
Figure 4 for SLSSNN: High energy efficiency spike-train level spiking neural networks with spatio-temporal conversion
Viaarxiv icon

Ultra-low Latency Adaptive Local Binary Spiking Neural Network with Accuracy Loss Estimator

Jul 31, 2022
Changqing Xu, Yijian Pei, Zili Wu, Yi Liu, Yintang Yang

Figure 1 for Ultra-low Latency Adaptive Local Binary Spiking Neural Network with Accuracy Loss Estimator
Figure 2 for Ultra-low Latency Adaptive Local Binary Spiking Neural Network with Accuracy Loss Estimator
Figure 3 for Ultra-low Latency Adaptive Local Binary Spiking Neural Network with Accuracy Loss Estimator
Figure 4 for Ultra-low Latency Adaptive Local Binary Spiking Neural Network with Accuracy Loss Estimator
Viaarxiv icon

Ultra-low Latency Spiking Neural Networks with Spatio-Temporal Compression and Synaptic Convolutional Block

Mar 18, 2022
Changqing Xu, Yi Liu, Yintang Yang

Figure 1 for Ultra-low Latency Spiking Neural Networks with Spatio-Temporal Compression and Synaptic Convolutional Block
Figure 2 for Ultra-low Latency Spiking Neural Networks with Spatio-Temporal Compression and Synaptic Convolutional Block
Figure 3 for Ultra-low Latency Spiking Neural Networks with Spatio-Temporal Compression and Synaptic Convolutional Block
Figure 4 for Ultra-low Latency Spiking Neural Networks with Spatio-Temporal Compression and Synaptic Convolutional Block
Viaarxiv icon

Self-supervised Point Cloud Registration with Deep Versatile Descriptors

Jan 25, 2022
Dongrui Liu, Chuanchuan Chen, Changqing Xu, Robert Qiu, Lei Chu

Figure 1 for Self-supervised Point Cloud Registration with Deep Versatile Descriptors
Figure 2 for Self-supervised Point Cloud Registration with Deep Versatile Descriptors
Figure 3 for Self-supervised Point Cloud Registration with Deep Versatile Descriptors
Figure 4 for Self-supervised Point Cloud Registration with Deep Versatile Descriptors
Viaarxiv icon

Direct Training via Backpropagation for Ultra-low Latency Spiking Neural Networks with Multi-threshold

Nov 25, 2021
Changqing Xu, Yi Liu, Yintang Yang

Figure 1 for Direct Training via Backpropagation for Ultra-low Latency Spiking Neural Networks with Multi-threshold
Figure 2 for Direct Training via Backpropagation for Ultra-low Latency Spiking Neural Networks with Multi-threshold
Figure 3 for Direct Training via Backpropagation for Ultra-low Latency Spiking Neural Networks with Multi-threshold
Figure 4 for Direct Training via Backpropagation for Ultra-low Latency Spiking Neural Networks with Multi-threshold
Viaarxiv icon

A Self Contour-based Rotation and Translation-Invariant Transformation for Point Clouds Recognition

Sep 15, 2020
Dongrui Liu, Chuanchuan Chen, Changqing Xu, Qi Cai, Lei Chu, Robert Caiming Qiu

Figure 1 for A Self Contour-based Rotation and Translation-Invariant Transformation for Point Clouds Recognition
Figure 2 for A Self Contour-based Rotation and Translation-Invariant Transformation for Point Clouds Recognition
Figure 3 for A Self Contour-based Rotation and Translation-Invariant Transformation for Point Clouds Recognition
Figure 4 for A Self Contour-based Rotation and Translation-Invariant Transformation for Point Clouds Recognition
Viaarxiv icon

Boosting Throughput and Efficiency of Hardware Spiking Neural Accelerators using Time Compression Supporting Multiple Spike Codes

Sep 10, 2019
Changqing Xu, Wenrui Zhang, Yu Liu, Peng Li

Figure 1 for Boosting Throughput and Efficiency of Hardware Spiking Neural Accelerators using Time Compression Supporting Multiple Spike Codes
Figure 2 for Boosting Throughput and Efficiency of Hardware Spiking Neural Accelerators using Time Compression Supporting Multiple Spike Codes
Figure 3 for Boosting Throughput and Efficiency of Hardware Spiking Neural Accelerators using Time Compression Supporting Multiple Spike Codes
Figure 4 for Boosting Throughput and Efficiency of Hardware Spiking Neural Accelerators using Time Compression Supporting Multiple Spike Codes
Viaarxiv icon