Alert button
Picture for Anand Raghunathan

Anand Raghunathan

Alert button

Evaluation of STT-MRAM as a Scratchpad for Training in ML Accelerators

Aug 03, 2023
Sourjya Roy, Cheng Wang, Anand Raghunathan

Viaarxiv icon

X-Former: In-Memory Acceleration of Transformers

Mar 13, 2023
Shrihari Sridharan, Jacob R. Stevens, Kaushik Roy, Anand Raghunathan

Figure 1 for X-Former: In-Memory Acceleration of Transformers
Figure 2 for X-Former: In-Memory Acceleration of Transformers
Figure 3 for X-Former: In-Memory Acceleration of Transformers
Figure 4 for X-Former: In-Memory Acceleration of Transformers
Viaarxiv icon

Approximate Computing and the Efficient Machine Learning Expedition

Oct 02, 2022
Jörg Henkel, Hai Li, Anand Raghunathan, Mehdi B. Tahoori, Swagath Venkataramani, Xiaoxuan Yang, Georgios Zervakis

Figure 1 for Approximate Computing and the Efficient Machine Learning Expedition
Figure 2 for Approximate Computing and the Efficient Machine Learning Expedition
Figure 3 for Approximate Computing and the Efficient Machine Learning Expedition
Figure 4 for Approximate Computing and the Efficient Machine Learning Expedition
Viaarxiv icon

PIM-DRAM: Accelerating Machine Learning Workloads using Processing in Commodity DRAM

May 14, 2021
Sourjya Roy, Mustafa Ali, Anand Raghunathan

Figure 1 for PIM-DRAM: Accelerating Machine Learning Workloads using Processing in Commodity DRAM
Figure 2 for PIM-DRAM: Accelerating Machine Learning Workloads using Processing in Commodity DRAM
Figure 3 for PIM-DRAM: Accelerating Machine Learning Workloads using Processing in Commodity DRAM
Figure 4 for PIM-DRAM: Accelerating Machine Learning Workloads using Processing in Commodity DRAM
Viaarxiv icon

PIM-DRAM:Accelerating Machine Learning Workloads using Processing in Memory based on DRAM Technology

May 08, 2021
Sourjya Roy, Mustafa Ali, Anand Raghunathan

Figure 1 for PIM-DRAM:Accelerating Machine Learning Workloads using Processing in Memory based on DRAM Technology
Figure 2 for PIM-DRAM:Accelerating Machine Learning Workloads using Processing in Memory based on DRAM Technology
Figure 3 for PIM-DRAM:Accelerating Machine Learning Workloads using Processing in Memory based on DRAM Technology
Figure 4 for PIM-DRAM:Accelerating Machine Learning Workloads using Processing in Memory based on DRAM Technology
Viaarxiv icon

Ax-BxP: Approximate Blocked Computation for Precision-Reconfigurable Deep Neural Network Acceleration

Nov 25, 2020
Reena Elangovan, Shubham Jain, Anand Raghunathan

Figure 1 for Ax-BxP: Approximate Blocked Computation for Precision-Reconfigurable Deep Neural Network Acceleration
Figure 2 for Ax-BxP: Approximate Blocked Computation for Precision-Reconfigurable Deep Neural Network Acceleration
Figure 3 for Ax-BxP: Approximate Blocked Computation for Precision-Reconfigurable Deep Neural Network Acceleration
Figure 4 for Ax-BxP: Approximate Blocked Computation for Precision-Reconfigurable Deep Neural Network Acceleration
Viaarxiv icon

Optimizing Transformers with Approximate Computing for Faster, Smaller and more Accurate NLP Models

Oct 07, 2020
Amrit Nagarajan, Sanchari Sen, Jacob R. Stevens, Anand Raghunathan

Figure 1 for Optimizing Transformers with Approximate Computing for Faster, Smaller and more Accurate NLP Models
Figure 2 for Optimizing Transformers with Approximate Computing for Faster, Smaller and more Accurate NLP Models
Figure 3 for Optimizing Transformers with Approximate Computing for Faster, Smaller and more Accurate NLP Models
Figure 4 for Optimizing Transformers with Approximate Computing for Faster, Smaller and more Accurate NLP Models
Viaarxiv icon

Adversarial Sparsity Attacks on Deep Neural Networks

Jun 18, 2020
Sarada Krithivasan, Sanchari Sen, Anand Raghunathan

Figure 1 for Adversarial Sparsity Attacks on Deep Neural Networks
Figure 2 for Adversarial Sparsity Attacks on Deep Neural Networks
Figure 3 for Adversarial Sparsity Attacks on Deep Neural Networks
Figure 4 for Adversarial Sparsity Attacks on Deep Neural Networks
Viaarxiv icon

EMPIR: Ensembles of Mixed Precision Deep Networks for Increased Robustness against Adversarial Attacks

Apr 21, 2020
Sanchari Sen, Balaraman Ravindran, Anand Raghunathan

Figure 1 for EMPIR: Ensembles of Mixed Precision Deep Networks for Increased Robustness against Adversarial Attacks
Figure 2 for EMPIR: Ensembles of Mixed Precision Deep Networks for Increased Robustness against Adversarial Attacks
Figure 3 for EMPIR: Ensembles of Mixed Precision Deep Networks for Increased Robustness against Adversarial Attacks
Figure 4 for EMPIR: Ensembles of Mixed Precision Deep Networks for Increased Robustness against Adversarial Attacks
Viaarxiv icon