Alert button
Picture for Ahmad Shawahna

Ahmad Shawahna

Alert button

Optimization of FPGA-based CNN Accelerators Using Metaheuristics

Sep 22, 2022
Sadiq M. Sait, Aiman El-Maleh, Mohammad Altakrouri, Ahmad Shawahna

Viaarxiv icon

FxP-QNet: A Post-Training Quantizer for the Design of Mixed Low-Precision DNNs with Dynamic Fixed-Point Representation

Mar 22, 2022
Ahmad Shawahna, Sadiq M. Sait, Aiman El-Maleh, Irfan Ahmad

Figure 1 for FxP-QNet: A Post-Training Quantizer for the Design of Mixed Low-Precision DNNs with Dynamic Fixed-Point Representation
Figure 2 for FxP-QNet: A Post-Training Quantizer for the Design of Mixed Low-Precision DNNs with Dynamic Fixed-Point Representation
Figure 3 for FxP-QNet: A Post-Training Quantizer for the Design of Mixed Low-Precision DNNs with Dynamic Fixed-Point Representation
Figure 4 for FxP-QNet: A Post-Training Quantizer for the Design of Mixed Low-Precision DNNs with Dynamic Fixed-Point Representation
Viaarxiv icon

FPGA-based Accelerators of Deep Learning Networks for Learning and Classification: A Review

Jan 01, 2019
Ahmad Shawahna, Sadiq M. Sait, Aiman El-Maleh

Figure 1 for FPGA-based Accelerators of Deep Learning Networks for Learning and Classification: A Review
Figure 2 for FPGA-based Accelerators of Deep Learning Networks for Learning and Classification: A Review
Figure 3 for FPGA-based Accelerators of Deep Learning Networks for Learning and Classification: A Review
Figure 4 for FPGA-based Accelerators of Deep Learning Networks for Learning and Classification: A Review
Viaarxiv icon