Alert button
Picture for Adrian Cristal Kestelman

Adrian Cristal Kestelman

Alert button

An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration

May 04, 2020
Behzad Salami, Erhan Baturay Onural, Ismail Emir Yuksel, Fahrettin Koc, Oguz Ergin, Adrian Cristal Kestelman, Osman S. Unsal, Hamid Sarbazi-Azad, Onur Mutlu

Figure 1 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 2 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 3 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Figure 4 for An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration
Viaarxiv icon

TauRieL: Targeting Traveling Salesman Problem with a deep reinforcement learning inspired architecture

May 14, 2019
Gorker Alp Malazgirt, Osman S. Unsal, Adrian Cristal Kestelman

Figure 1 for TauRieL: Targeting Traveling Salesman Problem with a deep reinforcement learning inspired architecture
Figure 2 for TauRieL: Targeting Traveling Salesman Problem with a deep reinforcement learning inspired architecture
Figure 3 for TauRieL: Targeting Traveling Salesman Problem with a deep reinforcement learning inspired architecture
Figure 4 for TauRieL: Targeting Traveling Salesman Problem with a deep reinforcement learning inspired architecture
Viaarxiv icon

Evaluating Built-in ECC of FPGA on-chip Memories for the Mitigation of Undervolting Faults

Mar 29, 2019
Behzad Salami, Osman S. Unsal, Adrian Cristal Kestelman

Figure 1 for Evaluating Built-in ECC of FPGA on-chip Memories for the Mitigation of Undervolting Faults
Figure 2 for Evaluating Built-in ECC of FPGA on-chip Memories for the Mitigation of Undervolting Faults
Viaarxiv icon